



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/888,708	06/25/2001	Michael H. Perrott	026-0015	8814	
22120 75	590 10/24/2003		EXAMI	NER	
ZAGORIN O'BRIEN & GRAHAM LLP 401 W 15TH STREET			YUFA, ALEKSANDR L		
SUITE 870	IKEEI	•	ART UNIT	PAPER NUMBER	
AUSTIN, TX 78701			2133	^ .	
			DATE MAILED: 10/24/2003	6	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No		Applicant(s)	
•		09/888,708		PERROTT, MICHAEL H.	
	Office Action Summary	Examiner		Art Unit	
	·	Alex Yufa, Ph.D	).	2133	
Period fo	The MAILING DATE of this communication app or Reply	pears on the cove	r sheet with the co	orrespondence address	
THE   - External after - If the - If NC - Failu - Any r	ORTENED STATUTORY PERIOD FOR REPL'MAILING DATE OF THIS COMMUNICATION.  nsions of time may be available under the provisions of 37 CFR 1.1  SIX (6) MONTHS from the mailing date of this communication.  period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period or reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, how y within the statutory mi will apply and will expire	ever, may a reply be tim nimum of thirty (30) days SIX (6) MONTHS from to p become ABANDONED	ely filed  will be considered timely.  he mailing date of this communication.	
1)🖂	Responsive to communication(s) filed on 25.	June 2001 .			
2a) <u></u> ☐	This action is FINAL. 2b)⊠ Th	is action is non-f	inal.	•	
3) 🗌	Since this application is in condition for allowationsed in accordance with the practice under ion of Claims	ance except for fo Ex parte Quayle	ormal matters, pro 1935 C.D. 11, 4	osecution as to the merits is 53 O.G. 213.	
·	Claim(s) <u>1-32</u> is/are pending in the application				
	4a) Of the above claim(s) is/are withdray		ration	•	
5)	Claim(s) is/are allowed.	with thorn consider	ation.		
/	Claim(s) <u>1-32</u> is/are rejected.				
	Claim(s) is/are objected to.				
	Claim(s) are subject to restriction and/o	r election require	ment		
	on Papers	· oloollott require			
9)[]	The specification is objected to by the Examine	r.	`		
10)🛛	The drawing(s) filed on is/are: a)⊠ accep	oted or b)□ object	ed to by the Exan	niner.	
	Applicant may not request that any objection to the	e drawing(s) be he	ld in abeyance. Se	e 37 CFR 1.85(a).	
11) 🗌 .	The proposed drawing correction filed on	_ is: a)☐ approv	ed b)□ disapprov	ved by the Examiner.	
	If approved, corrected drawings are required in rep	oly to this Office ac	tion.	,	
12) 🗌	The oath or declaration is objected to by the Ex	aminer.			
Priority u	ınder 35 U.S.C. §§ 119 and 120				
13)	Acknowledgment is made of a claim for foreign	n priority under 3	5 U.S.C. § 119(a)	-(d) or (f).	
a)[	☐ All b)☐ Some * c)☐ None of:				
·	1. Certified copies of the priority documents	s have been rece	eived.	•	
	2. Certified copies of the priority documents	s have been rece	eived in Application	on No	
* 5	3. Copies of the certified copies of the prior application from the International Buse the attached detailed Office action for a list	reau (PCT Rule	17.2(a)).		
	acknowledgment is made of a claim for domesti		•		
a	) ☐ The translation of the foreign language pro Acknowledgment is made of a claim for domesti	visional applicati	on has been rece	eived.	
Attachmen		o priority under t	5.5.5. 33 120	unu/UL 121.	
1) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) 2-	4)	Interview Summary Notice of Informal P Other:	(PTO-413) Paper No(s) atent Application (PTO-152)	

Art Unit: 2133

#### **DETAILED ACTION**

#### Claim Objections

1. Claims 12, 13 are objected to because of the following informalities:

Claim 12 is objected as being indefinite for failing to particularly point out and distinctly claim the subject matter, e.g. "... comprising providing ..." (e.g., ---comprising a step of: providing ...--).

Claim 13 is rejected as being indefinite for failing to particularly point out and distinctly claim the subject matter. There is no conjunction between claim preamble and limitations, for example, such as "comprising".

Appropriate correction is required.

### Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 20-32 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claims contain subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

Claim 20 claiming "a method of making a tested integrated circuit" does not comprise any steps pointing out of "making an integrated circuit".

Art Unit: 2133

Claims 21, 22 depend from respective claim 20, hence inherit the rejection in claim 20.

Claim 23 claiming "an integrated circuit for receiving ..." does not comprise any means pointing out of "receiving", but include limitation pointing out to "bit error detect circuit" and "a counter circuit" supplying "an indication ...", and one skilled in the art to which it pertains, or with which it is most nearly connected, is unenable to make and/or use the invention.

Claims 24-30 depend from respective claim 23, hence inherit the rejection in claim 23.

Claim 31 claiming "an integrated circuit for determining an out-of-clock condition ..." does not comprise any means pointing out to perform the determination of "an out-of-clock", and one skilled in the art to which it pertains, or with which it is most nearly connected, is unenable to make and/or use the invention.

Claim 32 depends from respective claim 31, hence inherit the rejection in claim 31.

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 11, 17, 23, 24, 31, rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Art Unit: 2133

Claim 11 is rejected as being indefinite for failing to particularly point out and distinctly claim the subject matter, e.g. "... determining if a phase-locked loop ..." (e.g., ----determining the locking of ... ---).

Claim 17 is rejected as being indefinite for failing to particularly point out and distinctly claim the subject matter, e.g. "... wherein the determining includes ...", because claim 15 comprises two different steps of "determining".

Claim 23 is rejected as being indefinite for failing to particularly point out and distinctly claim the subject matter, e.g. "... circuit coupled to determine if a bit ..." (e.g., circuit should be coupled with something).

Claim 24 is rejected as being indefinite for failing to particularly point out and distinctly claim the subject matter, e.g. "... coupled to receive ..." (e.g., circuit should be coupled with something).

Claim 31 is rejected as being indefinite for failing to particularly point out and distinctly claim the subject matter, e.g. "... circuit coupled to determine if a bit ...", and "... circuit coupled to compare the count ..." (e.g., circuit should be coupled with something).

## Claim Rejections - 35 USC § 102

5. Claims 1-19 are rejected under 35 U.S.C. 102(e) as being anticipated by US 6,591,383 Michel et al. (Pat. Application filing date:11/19/99)

Referring to claims 1-19 Michel et al discloses "Bit error rate detection", wherein he describes "A method and apparatus for detecting an error rate of a data stream.

Art Unit: 2133

The data stream is divided into a sequence of blocks, and a detection interval is defined including a predetermined number of blocks in the sequence. For one or more of the blocks in the detection interval, respective error measures are computed responsive to the error rate of the data stream. The one or more blocks in the detection interval are classified as good or bad blocks by comparing the respective error measures to a first threshold. It is estimated that an error condition exists in the data stream by comparing a count of the bad blocks in the interval to a second threshold." (see abstract).

Also, Michel et al. discloses the method including the steps of ... defining a clear interval including a predetermined number of blocks in the sequence; computing the respective error measures for the blocks in the clear interval; classifying the one or more blocks in the clear interval as good or bad blocks by comparing the respective error measures to a third threshold; and estimating that the error condition in the data stream is cleared by comparing a count of the bad blocks in the clear interval threshold to a fourth threshold." (column 3, lines 62-66), "... defining the detection interval includes defining an interval that is no greater than a maximum detection time permitted for estimating that the error condition exists when the error rate of the data stream exceeds a predetermined error level." (column 3, lines 57-60) and method comprising the steps of "... for detecting an error rate of a data stream, including: dividing the data stream into a sequence of blocks; defining a detection interval including a predetermined number of blocks in the sequence; computing for one or more of the blocks in the detection interval respective error measures responsive to the

error rate of the data stream; classifying the one or more blocks in the detection interval as good or bad blocks by comparing the respective error measures to a first threshold; and estimating that an error condition exists in the data stream by comparing a count of the bad blocks in the interval to a second threshold." (column 3, lines 6-20).

### Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
  - 1. Determining the scope and contents of the prior art.
  - 2. Ascertaining the differences between the prior art and the claims at issue.
  - 3. Resolving the level of ordinary skill in the pertinent art.
  - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 8. Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 5,835,501 to Dalmia et al.

Referring to claim 1, Dalmia et al teaches that "the clocking means is comprised of a voltage controlled oscillator (VCO) for generating a clock signal, and an A.C. sine wave signal source A.C. coupled to a control input of the VCO for varying the frequency or phase of the clock signal at a predetermined rate." (column 7, lines 40-

Art Unit: 2133

45). Also, Dalmia et al teaches that "The test thus is comprised of the steps of generating a jittered clock, using the jittered clock to generate a test data stream, feeding the test data stream to the CRU that is under test, and determining by the BER TESTER 3 the number of bit errors that arise in the CRU's recovered data stream." (column 3, lines 34-39). Dalmia et al. does not explicitly point out to the first time intervals and does not limit the time of intervals, inherently suggesting the possibility to use any intervals including first time interval.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use or modify Dalmia by using determination over the plurality of first time intervals whether at least one transition of the data stream occurred in a predetermined phase zone, because one of ordinary skill in the art would use well known principles of the predetermined phase zone (divided zone) in order to provide definition of the bit error rate.

Claims 2-10 depend from respective claim 1, hence inherit the rejection in claim 1.

Also, according claims 2-10, Dalmia et al teaches that the "... test determines whether the CRU can correctly recover the data from the data stream that is generated from the specifically jittered clock. The test thus is comprised of the steps of generating a jittered clock, using the jittered clock to generate a test data stream, feeding the test data stream to the CRU that is under test, and determining by the BER TESTER 3 the number of bit errors that arise in the CRU's recovered data stream. The tolerance or lack of tolerance of the CRU to jitter can be thereby established. " (column 3, lines 34-

Art Unit: 2133

39). Dalmia et al. does not explicitly point out to how many output terminals to use and does not limit the quantity of terminals, inherently suggesting the possibility to use any one or any quantity of terminal including "at least one", and additionally, for example, Lada (US 5,305,323) teaches to use "error counter 165, detector 125 directly counts the number of bit-errors, determined by error detector 110, that occur during a specified measurement (timing) interval. This interval is established by interval counter 205 operating in conjunction with interval selection circuit 250. Upon the occurrence of the first detected error in such an interval, interval counter 205 counts a number of clock pulses up to a preset count established by circuit 250." (column 3, lines 66-68 and column 4, lines 1-3), and "...if the error counter does not attain this count during the interval, both counters 165 and 205 are reset at the end of the interval and await a subsequent occurrence of the next bit-error at which time counters 165 and 205 are restarted to commence the next measurement interval, and so on." (column 4, lines 14-19).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use or modify Dalmia by using generating of count value, simplifying a bit error rate indication applicably to the analog signal, providing well known digital-analog conversion, and using the threshold principles for analog signal, because one of ordinary skill in the art would use well known principles of the signal processing to provide the bit error rate detection.

Art Unit: 2133

Referring to claims 11, 12, Dalmia et al. teaches that "the clocking means is comprised of a voltage controlled oscillator (VCO) for generating a clock signal, and an A.C. sine wave signal source A.C. coupled to a control input of the VCO for varying the frequency or phase of the clock signal at a predetermined rate." (column 7, lines 40-45). Also, Dalmia et al teaches that "The test thus is comprised of the steps of generating a jittered clock, using the jittered clock to generate a test data stream, feeding the test data stream to the CRU that is under test, and determining by the BER TESTER 3 the number of bit errors that arise in the CRU's recovered data stream."(column 3, lines 34-39). Also, Dalmia et al. discloses that "The circuit represents a phase locked loop, which operates in a well known manner at a frequency keyed to the reference clock signal ... " (column 3, lines 61-64), and "The corresponding CRU output (recovered) stream is captured and evaluated using a unit to measure the BER to determine the CRU's jitter tolerance." (column 1, lines 61-64). Also, claim 12 depends from respective claim 11, hence inherit the rejection in claim 11. Dalmia et al. does not explicitly point out to the first time intervals and does not do any limitations, inherently suggesting the possibility to use any intervals including first time interval.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use or modify Dalmia by using determination over the plurality of first time intervals whether at least one transmission of the data stream occurred in a predetermined phase zone, because one of ordinary skill in the art would use well known principles of the

Art Unit: 2133

predetermined phase zone, evaluation of locking of the phase-locked loop, and comparing signal relatively to a threshold in order to provide definition of the bit error rate.

Claims 13, 14 are similar to claims 1, 4 respectively, and are rejected based on the same rationale thereof.

9. Claim 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 5,835,501 to Dalmia et al. in view of US 5,764,651 to Bullock et al.

Referring to claims 15 Dalmia et al. discloses "means for clocking the data generating means with a jittered clock having a predetermined jitter" (column 7, lines 32,33). Dalmia et al. does not explicitly point out to the "sample clock" but Bullock et al. teaches that "Based on the desired BER detection threshold, the denominator multiple will serve as one component, along with the window length (WL), which determines the data sample period for calculation of the BER." (column 5, lines 60-63).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use or modify Dalmia by using predetermining event of input data stream falling into predetermined portion of sample clock period and error bit rate, because one of ordinary skill in the art would use well known principles of the predetermination of the input data stream "location" and the error bit rate evaluation based on the information about how many of a plurality of evaluation intervals have transitions in the predetermined portion of the sample clock.

Art Unit: 2133

10. Claims 16-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 6,591,383 Michel et al. in view of US 5,835,501 to Dalmia et al.

According to claims 16-19 Michel et al. teaches to provide "dividing the data stream into a sequence of blocks; defining a detection interval including a predetermined number of blocks in the sequence; computing for one or more of the blocks in the detection interval respective error measures responsive to the error rate of the data stream; classifying the one or more blocks in the detection interval as good or bad blocks by comparing the respective error measures to a first threshold; and estimating that an error condition exists in the data stream by comparing a count of the bad blocks in the interval to a second threshold." (column 3, lines 6-20). Michel et al. does not explicitly point out to the "sample clock" but Bullock et al. teaches that "Based on the desired BER detection threshold, the denominator multiple will serve as one component, along with the window length (WL), which determines the data sample period for calculation of the BER." (column 5, lines 60-63).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use or modify Michel et al. by teaching Dalmia et al. by using predetermining event of input data stream falling into predetermined portion of sample clock period and error bit rate, generating a count indication and converting the count to the digital value, because one of ordinary skill in the art would use well known principles of the predetermination of the input data stream "location" and the error bit rate evaluation based on the information about

Art Unit: 2133

how many of a plurality of evaluation intervals have transitions in the predetermined portion of the sample clock.

11. Claims 20-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 5,835,501 to Dalmia et al.

Referring claim 20, Dalmia et al. teaches that "Jitter is defined in the time domain as the undesirable random, or deterministic time variation of significant events (e.g., rising and/or falling edges) of a digital data stream from a nominal time position. Jitter can be alternatively represented in the frequency domain as undesirable random phase variation of a signal, and hence viewed as phase noise." (column 1, lines 39-45).

Dalmia et al. does not limit the monitoring the indication, inherently suggesting the possibility to use any monitoring including monitoring the indication to determine satisfactory.

According claims 21, 22 Dalmia et al teaches: "As the normal mode of operation of the CSU 1 results from the control input signal to the VCO being a D.C. or very low-frequency signal, it has been found to be generally acceptable to add capacitance to the control input without incurring any significant negative performance impact." (column 4, lines 12-16). Dalmia et al. does not limit data rates, inherently suggesting the possibility to use input data stream with varying amounts of jitters.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use or modify Dalmia by using determination if a bit error occurs according to the plurality of evaluation intervals, because one of ordinary skill in the art would use well known principles of the

Art Unit: 2133

predetermined phase zone (divided zone) in order to provide definition of the bit error rate.

Referring claim 23 Dalmia et al teaches "the clocking means is comprised of a voltage controlled oscillator (VCO) for generating a clock signal, and an A.C. sine wave signal source A.C. coupled to a control input of the VCO for varying the frequency or phase of the clock signal at a predetermined rate." (column 7, line 40-45). Also, Dalmia et al teaches that "The test thus is comprised of the steps of generating a jittered clock, using the jittered clock to generate a test data stream, feeding the test data stream to the CRU that is under test, and determining by the BER TESTER 3 the number of bit errors that arise in the CRU's recovered data stream."(column 3, lines34-39), and "clocking means is comprised of a voltage controlled oscillator (VCO) for generating a clock signal, and an A.C. sine wave signal source A.C. coupled to a control input of the VCO for varying the frequency or phase of the clock signal at a predetermined rate." (column 7, lines 41-45). Dalmia et al. does not limit the possibility of counting provide the indication of number of intervals, inherently suggesting any possibility to use the counter connected to the bit error detect circuit.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use or modify Dalmia by using determination if a bit error occurs according to the predetermined phase zone of a sample and/or evaluation interval, because one of ordinary skill in the art would use well known principles of the predetermined phase zone (divided zone) in order to provide definition of the bit error rate.

Claims 24-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 5,835,501 to Dalmia et al. in view of (US 5,305,323) to Lada.

Dalmia et al discloses "The output of the VCO 7 is connected to an input of a phase detector 8. A reference clock source is connected to the other input of phase detector 8." (column 3, lines 48-50). Dalmia et al. does not explicitly point out to the path, but Lada teaches that "bit-error detector 110 detects bit-errors in a serial bit stream applied via signal path 105 and produces an error pulse, along signal path 120, for each bit-error detected. The bit-error detector is conventional and matched to the particular type of serial data stream being monitored." (column 4, lines 20-23). Also, claims 24, 30 depend from respective claim 23, hence inherit the rejection in claim 23.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use or modify Dalmia's phase detection by using Lada's paths principles, because one of ordinary skill in the art would use well known principles of the phase error for the input data stream in compliance with IC testing methods.

Claims 31, 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 5,835,501 to Dalmia et al. in view of US 5,764,651 to Bullock et al.

Referring to claim 31, Dalmia et al. discloses "means for clocking the data generating means with a jittered clock having a predetermined jitter" (column 7, lines 32,33). Dalmia et al. does not explicitly point out to the "sample clock" but Bullock et al. teaches that "the bit interleave parity contained in frame T for frame T-1 is compared with the calculated value of frame T-1. At step 34, as a result of

Art Unit: 2133

step 32, the errors which are found between the calculated value and the

received value are added to the CUMNUM counter register." (column 6, lines 59-

64).

Claim 32 depends from respective claim 31, hence inherit the rejection in claim 31.

Accordingly, it would have been obvious to one having ordinary skill in the art

at the time the invention was made to use or modify Dalmia's sample clock by

using Bullock's counter, because one of ordinary skill in the art would use well

known principles of the sample clocking with counting and comparison of the

evaluation intervals according IC testing methods.

Conclusion

12. The following are suggested formats for either a Certificate of Mailing or Certificate

of Transmission under 37 CFR 1.8(a). The certification may be included with all

correspondence concerning this application or proceeding to establish a date of mailing

or transmission under 37 CFR 1.8(a). Proper use of this procedure will result in such

communication being considered as timely if the established date is within the required

period for reply. The Certificate should be signed by the individual actually depositing or

transmitting the correspondence or by an individual who, upon information and belief,

expects the correspondence to be mailed or transmitted in the normal course of

business by another no later than the date indicated.

**Certificate of Mailing** 

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to:

Page 15

Art Unit: 2133

P.O. Box 1450 Alexandria, VA 22313-1450	,
on (Date)	
Typed or printed name of person signing this certificate:	
Signature:	_
Certificate of Transmission I hereby certify that this correspondence is being facsimile transmitte Trademark Office, Fax No. (703) on	d to the United States Patent and —·
I hereby certify that this correspondence is being facsimile transmitte	d to the United States Patent and 
I hereby certify that this correspondence is being facsimile transmitte Trademark Office, Fax No. (703) on	d to the United States Patent and —·

Please refer to 37 CFR 1.6(d) and 1.8(a)(2) for filing limitations concerning facsimile transmissions and mailing, respectively.

13. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

US 5,036,515

E 0 400 983

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alex Yufa whose telephone number is 703-305-0715. The examiner can normally be reached on M-F 8:00am - 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on 703-305-9595. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Art Unit: 2133

Page 17

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-2394.

Alex Yufa, Ph.D. Examiner Art Unit 2133

aly

Albert DeCady Primary Examiner